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ABSTRACT
Similarity search is a key to a variety of applications in-
cluding content-based search for images and video, rec-
ommendation systems, data deduplication, natural lan-
guage processing, computer vision, databases, computa-
tional biology, and computer graphics. At its core, sim-
ilarity search manifests as k-nearest neighbors (kNN),
a computationally simple primitive consisting of highly
parallel distance calculations and a global top-k sort.
However, kNN is poorly supported by today’s architec-
tures because of its high memory bandwidth require-
ments.
This paper proposes an application-driven near-data
processing accelerator for similarity search: the Similar-
ity Search Associative Memory (SSAM). By instantiat-
ing compute units close to memory, SSAM benefits from
the higher memory bandwidth and density exposed by
emerging memory technologies. We evaluate the SSAM
design down to layout on top of the Micron hybrid mem-
ory cube (HMC), and show that SSAM can achieve up
to two orders of magnitude area-normalized through-
put and energy efficiency improvement over multicore
CPUs; we also show SSAM is faster and more energy
efficient than competing GPUs and FPGAs. Finally, we
show that SSAM is also useful for other data intensive
tasks like kNN index construction, and can be general-
ized to semantically function as a high capacity content
addressable memory.
1. INTRODUCTION
Similarity search is a key computational primitive
found in a wide range of applications, such as compu-
tational biology [1], computer graphics [2], image and
video retrieval [3, 4], image classification [5], content
deduplication [6, 7], machine learning, databases [8],
data mining [9], and computer vision [10]. While much
attention has been directed towards accelerating fea-
ture extraction techniques like convolutional neural net-
works [11], there has been relatively little work focused
on accelerating the task that follows: taking the re-
sulting feature vectors and searching the vast corpus of
data for similar content. In recent years, the impor-
tance and ubiquity of similarity search has increased
dramatically with the explosive growth of visual con-
tent: users shared over 260 billion images on Facebook
in 2010 [12], and uploaded over 300 hours of video on
YouTube every minute in 2014 [13]. This volume of vi-
sual data is only expected to continue growing exponen-
tially [14], and has motivated search-based graphics and
vision techniques such as visual memex [15], 3D recon-
struction [16], and cross-domain image matching [17].
Similarity search manifests as a simple algorithm: k-
nearest neighbors (kNN). At a high level, kNN is an
approximate associative computation which tries to find
the most similar content with respect to the query con-
tent. At its core, kNN consists of many parallelizable
distance calculations and a single global top-k sort, and
is often supplemented with indexing techniques to re-
duce the volume of data that must be processed. While
computationally very simple, kNN is notoriously mem-
ory intensive on modern CPUs and heterogeneous com-
puting substrates making it challenging to scale to large
datasets. In kNN, distance calculations are cheap and
abundantly parallelizable across the dataset, but mov-
ing data from memory to the computing device is a
significant bottleneck. Moreover, this data is used only
once per kNN query and discarded since the result of
a kNN query is only a small set of identifiers. Batch-
ing requests to amortize this data movement has lim-
ited benefits as time-sensitive applications have strin-
gent latency budgets. Indexing techniques such as kd-
trees [18], hierarchical k-means clustering [19], and lo-
cality sensitive hashing [20] are often employed to re-
duce the search space but trade reduced search accuracy
for enhanced throughput. Indexing techniques also suf-
fer from the curse of dimensionality [21]; in the context
of kNN, this means indexing structures effectively de-
grade to linear search for increasing accuracy targets.
Because of its significance, generality, parallelism, un-
derlying simplicity, and small result set, kNN is an
ideal candidate for near-data processing. The key in-
sight is that a small accelerator can reduce the tradi-
tional bottlenecks of kNN by applying orders of magni-
tude data reduction near memory, substantially reduc-
ing the need for data movement. While there have been
many attempts at processing-in-memory (PIM) in the
past [22–27], much of prior work suffered from DRAM
technology limitations. Logic created in DRAM pro-
cesses was too slow, while DRAM implemented in logic
processes suffered from poor retention and high power
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demands; attempts at hybrid processes [28] result in the
worst of both. PIM architectures are more appealing to-
day with the advent of die-stacked memory technology
which enables the co-existence of an efficient DRAM
layer and efficient logic layer [29].
We propose Similarity Search Associative Memory
(SSAM) which integrates a programmable accelerator
into a die-stacked memory module. Semantically, a
SSAM takes a query as input and returns the top-k clos-
est neighbors stored in memory as output. We evaluate
the performance and energy efficiency gains of SSAM
by implementing, synthesizing, and simulating the de-
sign down to layout. We then compare SSAM against
current CPUs, GPUs, and FPGAs, and show that it can
achieve better area-normalized throughput and energy
efficiency.
Our paper makes the following contributions:
• A characterization of state-of-the-art k-nearest
neighbors including both application-level and ar-
chitectural opportunities that justify acceleration.
• An application-driven codesign of a near mem-
ory vector processor-based accelerator architecture
with hardware support for similarity search on top
of Hybrid Memory Cube (HMC).
• Instruction extensions to leverage hardware units
to accelerate similarity search.
The rest of the paper is organized as follows. Sec-
tion 2 introduces and characterizes the kNN algorithm.
Section 3 describes the SSAM architecture and the
hardware/software interface. Section 4 outlines eval-
uation methodology, and Section 5 presents evaluation
results. Section 6 discusses the impact of these results
on different application areas and design points. Fi-
nally, Section 7 discusses related work.
2. CHARACTERIZATION OF KNN
We now introduce and characterize the kNN algo-
rithm pipeline and indexing techniques, and highlight
the application-level and architectural opportunities for
acceleration.
2.1 Case study: content-based search
A typical kNN software application pipeline for
content-based search (Figure 1) has five stages: fea-
ture extraction, feature indexing, query generation, k-
nearest neighbors search, and reverse lookup. In feature
extraction (Figure 1a), the raw multimedia corpus is
converted into an intermediary feature vector represen-
tation. Feature vectors may represent pixel trajectories
in a video, word embeddings of a document, or shapes
in an image [6, 30, 31], and are extracted using feature
descriptors or convolutional neural networks [31–36].
While feature extraction is an important component of
this pipeline, it only needs to be performed once for the
dataset and can be done offline; a significant portion of
work has also shown feature extraction can be achieved
efficiently [11, 37–40]. In indexing (Figure 1b), feature
vectors from feature extraction are organized into data
structures (discussed in Section 2.3). At query time,
these data structures are used to quickly prune the
search space; intuitively, these data structures should
be able to reduce the search time from linear to loga-
rithmic in the size of the data. Indexing, like feature
extraction, can be performed offline and away from the
critical path of the query.
While feature extraction and indexing can be per-
formed offline, the query generation stage (Figure 1c) of
the search pipeline occurs online. In query generation, a
user uploads a multimedia file (image, video, etc.) and
requests similar content back. The query runs through
the same feature extractor used to create the database
before being passed to the search phase. Once a query
is generated, the k-nearest neighbors stage (Figure 1d)
attempts to search for the most similar content in the
database. The kNN algorithm consists of many highly
parallelizable distance calculations and a global top-k
sort; indexing structures may also be employed to prune
the search space but trade accuracy for performance.
The similarity metric employed by the distance calcu-
lation often depends on the application, but common
distance metrics include Euclidean distance, Hamming
distance [41–48], cosine similarity [49], and learned dis-
tance metrics [50]. The final step in the pipeline is re-
verse lookup where the resulting k nearest neighbors are
mapped to their original database content. The result-
ing media is then returned to the user.
2.2 Typical workload parameters
Prior work shows the feature dimensionality for
descriptors such as Speeded Up Robust Feature
(SURF) [32], word embeddings [51], Scale Invariant
Feature Transform (SIFT) [31], GIST descriptors [33],
AlexNet [52], and ResNet [36] ranges from 64 to 4096
dimensions. For higher dimensional feature vectors,
it is common to apply techniques such as principal
component analysis to reduce feature dimensionality to
tractable lengths [53]. The number of nearest neighbors
k for an array of search applications has been shown to
range from 1 (nearest neighbor) up to 20 [6,13,31,54,55].
Each kNN algorithm variant also has a number of addi-
tional parameters such as indexing technique, distance
function, bucket size, index-specific hyperparameters,
and hardware specific optimizations.
To simplify the characterization, we limit our initial
evaluation to Euclidean distance and three real world
datasets: the Global Vectors for Word Representations
(GloVe) dataset [51], the GIST dataset [56], and the
AlexNet dataset [57]. The GloVe dataset consists of 1.2
million word embeddings extracted from Twitter tweets
and the GIST dataset consists of 1 million GIST feature
vectors extracted from images. We also constructed an
AlexNet dataset by taking 1 million images from the
Flickr dataset [57] and applying AlexNet [34] to extract
the feature vectors. For each dataset, we separate it
into a “training” set used to build the search index, and
a “test” set used as the queries when measuring appli-
cation accuracy. Exact dataset parameters used for our
characterization and evaluation are shown in Table 1.
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Figure 1: Software application pipeline for similarity search. Feature extraction and indexing is done offline. (a)
feature extraction, (b) feature indexing, (c), query generation, (d) index traversal (e) k-nearest neighbor search, (f)
reverse lookup.
Table 1: Evaluated kNN workload parameters
Workload
Dataset
Vectors
Queries
Dimen-
sions
Neigh-
bors
GloVe 1183514 10000 100 6
GIST 1000000 1000 960 10
AlexNet 1000000 1000 4096 16
2.3 Approximate kNN algorithms tradeoffs
We now characterize three canonical indexing tech-
niques employed by approximate kNN algorithms: kd-
trees, hierarchical k-means, and multi-probe locality
sensitive hashing (MPLSH). Indexing techniques em-
ploy hierarchical data structures which are traversed at
query time to prune the search space. In kd-trees, the
index is constructed by randomly cutting the dataset by
the top-N vector dimensions with highest variance [58].
The resulting index is a tree data structure where each
leaf in the tree contains a bucket of similar vectors; the
depth of the bucket depends on how tall the tree is lim-
ited to be. Queries which traverse the index and end up
in the same bucket should be similar; multiple parallel
trees are often used in parallel with different cut orders.
Multiple leaves in the tree can be visited to improve the
quality of the search; to do this, the traversal employs
backtracking to check additional “close by” buckets in a
depth first search-like fashion. A user-specified bound
typically limits the number of additional buckets visited
when backtracking.
Similarly, in hierarchical k-means the dataset is parti-
tioned recursively based on k-means cluster assignments
to form a tree data structure [19]. Like kd-tree indices,
the height of the tree is restricted, and each leaf in the
tree holds a bucket of similar vectors which are searched
when a query reaches that bucket; backtracking is also
used to expand the search space and search “close by”
buckets.
Finally, MPLSH constructs a set of hash tables where
each hash location is associated with a bucket of similar
vectors [59]. In MPLSH, hash functions are designed to
intentionally cause hash collisions to map similar vec-
tors to the same bucket. To improve accuracy, MPLSH
applies small perturbations to the hash result to create
additional probes into the same hash table to search
“close by” hash partitions. In our evaluation, we use
hyperplane MPLSH (HP-MPLSH) which cuts the space
into random hyperplanes and set the number of hash
bits or hyperplane cuts to 20.
Each of these approximate kNN algorithms trade ac-
curacy for enhanced throughput. In kNN, accuracy is
defined as SE ∩ SA/|SE | where SE is the true set of
neighbors returned by exact floating point based lin-
ear kNN search, and SA is the set of neighbors re-
turned by approximate kNN. In general, searching more
of the dataset improves search accuracy for indexing
techniques. To quantify the accuracy of indexing struc-
tures, we benchmark the accuracy and throughput of
indexing techniques for the GloVe, GIST, and AlexNet
datasets. We use the Fast Library for Approximate
Nearest Neighbors (FLANN) [19] to benchmark kd-
trees and hierarchical k-means, and Fast Lookups for
Cosine and Other Nearest Neighbors Library (FAL-
CONN) [60] to benchmark HP-MPLSH. For kd-trees
and hierarchical k-means we vary the number of leaf
nodes or buckets in the tree that backtracking will
check, while for HP-MPLSH we increase the number
of probes used per hash table. Each of these modifi-
cations effectively increases the fraction of the dataset
searched per query and lowers overall throughput.
The resulting throughput versus accuracy curves are
shown in Figure 2 for single threaded implementations.
In general, our results show indexing techniques can
provide up to 170× throughput improvement over lin-
ear search while still maintaining at least 50% search
accuracy, but only up to 13× in order to achieve 90%
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accuracy. Past 95-99% accuracy, we find that index-
ing techniques effectively degrade to linear search (blue
solid line). More importantly, our results show there is
a significant opportunity for also accelerating approx-
imate kNN techniques. Hardware acceleration of ap-
proximate kNN search can either increase throughput
at iso-accuracy by simply speeding up the computation
or increase search accuracy at iso-latency by searching
larger volumes of data.
2.4 Alternative numerical representations
and distance metrics
We now briefly discuss the space of numerical repre-
sentations and distance metrics used in kNN search.
Fixed-Point Representations: Fixed-point arith-
metic is much cheaper to implement in hardware than
floating point units. To evaluate whether floating point
is necessary for kNN, we converted each dataset to a 32-
bit fixed-point representation and repeated the through-
put versus accuracy experiments. Overall, we find there
is negligible accuracy loss between 32-bit floating-point
and 32-bit fixed-point data representations.
Hamming Space Representations: A large body
of recent work has shown that Hamming codes can be
an effective alternative for Euclidean space representa-
tions [41, 46–48, 61–63]. Binarization techniques trade
accuracy for higher throughput since precision is lost
by binarizing floating point values but throughput in-
creases since the dataset size is smaller; binarization
also enables Hamming distance calculations which are
cheaper to implement in hardware. In practice, care-
fully constructed Hamming codes have been shown to
achieve excellent results [64].
Alternative Distance Metrics: While the canonical
distance metric for kNN is the Euclidean norm, there
still exist a wide variety of alternative distance metrics.
Such alternative metrics include Manhattan distance,
cosine similarity, Chi squared distance, Jaccard similar-
ity, and learned distance metrics [50].
2.5 Architectural Characterization
To more concretely quantify the architectural behav-
iors of kNN variants, we instrumented the baselines pre-
sented earlier using the Pin [65] instruction mix tool on
an Intel i7-4790K CPU. Table 2 shows the instruction
profile for linear, kd-tree, k-means, and MPLSH based
algorithms respectively. Recall that linear search per-
formance is still valuable since higher accuracy targets
reduce to linear search; in addition, approximate algo-
rithms still use linear search to scan buckets of vectors at
the end of their traversals. As expected, the instruction
profile shows that vector operations and extensions are
important for kNN workloads due to the many vector-
parallel distance calculations. In addition, the high per-
centage of memory reads confirms that the computation
has high data movement demands. Approximate kNN
techniques like KD-trees and MPLSH exhibit less skew
towards vectorized instructions but still exhibit similar
memory intensive behavior and show vectorization is
valuable.
Table 2: Architectural behavior profiles of kNN algo-
rithms for GloVe dataset.
Algorithm
AVX/SSE
Inst. (%)
Mem.
Reads (%)
Mem.
Writes (%)
Linear 54.75 45.23 0.44
KD-Tree 28.75 31.60 10.21
K-Means 51.63 44.96 1.12
MPLSH 18.69 31.53 14.16
3. SSAM ARCHITECTURE
Based on the characterization results in Section 2, it
is clear that similarity search algorithms (1) are an ideal
match for vectorized processing units, and (2) can ben-
efit from higher memory bandwidth to better support
its data intensive execution phases. We now present our
application-guided SSAM module and accelerator archi-
tecture which exploits near-data processing and special-
ized vector compute units to address these bottlenecks.
3.1 System integration and software interface
SSAM is a memory module that integrates into a
typical system as a memory module similar to existing
DRAM as shown in Figure 3. A host processor inter-
faces with an SSAM module similar to how it interacts
with a DRAM memory module. The host processor
is connected to each SSAM module over a communi-
cation bus; additional communication links are used if
multiple SSAM-enabled modules are instantiated. Since
HMC modules can be composed together, these addi-
tional links and SSAM modules allows us to scale up
the capacity of the system. A typical system may also
have multiple host processors (not shown) as the num-
ber of SSAM modules that the system must maintain
increases.
To abstract the lower level details of SSAMs away
from the programmer, we assume a driver stack exposes
a minimal memory allocation API which manages user
interaction with SSAM-enabled memory regions. An
SSAM-enabled memory region is defined as a special
part of the memory space which is physically backed
by an SSAM instead of a standard DRAM module. A
sample programming interface of how one would use
SSAM-enabled memory regions is shown in Figure 4.
SSAM-enabled memory regions would be tracked and
stored in a free list similar to how standard memory al-
location is implemented in modern systems. Allocated
SSAM memory regions come with a set of special oper-
ations that allow the user to set the indexing mode, in
additional to handling standard memory manipulation
operations like memcpy. Similar to the CUDA program-
ming model, we use analogous memory and execution
operations to operate SSAM-enabled memory. Pages
with data subject to SSAM queries are pinned (not sub-
ject to swapping by the OS).
3.2 SSAM architecture and hybrid memory
cube
The SSAM architecture is built on top of a Hybrid
Memory Cube 2.0 (HMC) memory substrate [66] to cap-
italize on enhanced memory bandwidth. The HMC is a
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Figure 2: Approximate kNN algorithms tradeoff accuracy for throughput (up and to the right is better).
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Figure 3: SSAM system integration (modifications in
grey). SSAM modules replace or coexist with standard
DRAM modules.
// Example program using SSAM
int * knn(int * query , int *dataset ,
size_t length , size_t dims , int k) {
// allocate buffer of SSAM memory
int * nbuf = nmalloc(length * dims);
nmode(nbuf , LINEAR );
nmemcpy(nbuf , dataset , length * dims
* sizeof(int));
nbuild_index(nbuf , params = NULL);
nwrite_query(nbuf , query);
// execute kNN search
nexec(nbuf);
int * result = nread_result(nbuf);
nfree(nbuf);
return result;
}
Figure 4: Example program using SSAM-enabled mem-
ory regions. Lower level hardware configuration details
are abstracted away from the programmer.
die-stacked memory architecture composed of multiple
DRAM layers and a compute layer. The DRAM layers
are vertically partitioned into a number of vaults (Fig-
ure 5a). Vaults are each accessed via a vault controller
which reside on a top-level compute layer. In HMC 2.0,
the module is partitioned into a maximum of 32 vaults
(only 16 are shown), where each vault controller oper-
ates at 10 GB/s yielding an aggregate internal memory
bandwidth of 320 GB/s. The HMC architecture also is
composed of four external data links (240 GB/s exter-
nal bandwidth) which send and receive information to
the host processor or other HMC modules. These ex-
ternal data links allow one or more HMC modules to be
composed to effectively form a larger network of SSAMs
if data exceeds the capacity of a single SSAM module.
Our SSAM architecture leverages the existing HMC
substrate and introduces a number of SSAM accelera-
tors to handle the kNN search. These SSAM accelera-
tors are instantiated on the compute layer next to exist-
ing vault controllers as shown in Figure 5b. SSAM ac-
celerators are further decomposed into processing units
(Figure 5d). To fully harness the bandwidth available,
we replicate processing units to fully use the memory
bandwidth by measuring the peak bandwidth needs of
each processing unit across all indexing techniques. For
kNN, we expect to achieve near optimal memory band-
width since almost all data accesses to memory are large
contiguous blocks such as bucket scans and data struc-
tures, which are contiguously allocated in memory. Our
modifications are made orthogonal to the functionality
of the HMC control logic so that the HMC module can
still operate as a standard memory module (i.e. accel-
eration logic can be bypassed). Our processing units
do not implement a full cache hierarchy since there is
little data reuse outside of the query vector and index-
ing data structure per query. Unlike GPUs cores, pro-
cessing units are not restricted to operating in lockstep
and multiple different indexing kernels can coexist on
each SSAM module. Finally, we do not expect external
data links to become a bottleneck as a vast majority of
the data movement occurs within SSAM modules them-
selves. As a result, we only expect the communication
network between the host processors and SSAM units
to consist of kNN results which are a fraction of the
original dataset size, and configuration data.
3.3 Processing unit architecture
Each processing unit consists of a fully integrated
scalar and vector processing unit similar to [67] but are
augmented with several instructions and hardware units
to better support kNN. Fully-integrated vector process-
ing units are naturally well-suited for accelerating kNN
distance calculations because they are (1) able to exploit
the abundant data parallelism in kNN and (2) well-
suited for streaming computations. Using vector pro-
cessing units also introduces flexibility in the types of
distance calculations that can be executed. The scalar
unit is better suited for executing index traversals which
are sequential in nature, and provides flexibility in the
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Figure 5: SSAM accelerator architecture. (a) HMC die organization (only 16 vaults shown, HMC 2.0 has 32), (b)
SSAM logic layer organization, (c) SSAM accelerator organization, (d) processing unit microarchitecture.
types of indexing techniques that can be employed. Vec-
tor units on the other hand are better suited for high
throughput data parallel distance calculations in kNN.
We use a single instruction stream to drive both the
scalar and vector processing units since at any given
time a processing unit will only be performing either
distance calculations or index traversals in kNN. For
our evaluation, we perform a design sweep over several
different vector lengths: 2, 4, 8, and 16. We find that 32
scalar registers, and 8 vector registers are sufficient to
support our kNN workloads. Finally, we use forwarding
paths between pipeline stages to implement chaining of
vector operations.
We also integrate several hardware units that are use-
ful for accelerating similarity search. First, we introduce
a priority queue unit implemented using a shift regis-
ter architecture proposed in [68], and is used to per-
form the sort and global top-k calculations. For our
SSAM design, priority queues are 16 entries deep. We
opt to provide a hardware priority queue instead of a
software one since the overhead of a priority queue in-
sert becomes non-trivial for shorter vectors. Because of
its modular design, the priority queues can be chained
to support higher k values; likewise, priority queues in
the chain can also be disabled if they are not needed.
Second, we introduce a small hardware stack unit in-
stantiated on the scalar datapath to aid kNN index
traversals. The stack unit is a natural choice to fa-
cilitate backtracking when traversing hierarchical index
structures. Finally, we integrate a 32 KB scratchpad
to hold frequently accessed data structures, such as the
query vector and indexing structures. We find that a
modestly sized scratchpad memory is sufficient for kNN
since the only heavily reused data are the query vectors
and indices (data vectors are scanned and immediately
discarded).
Unlike conventional scalar-vector architectures, we
introduce several new instructions to exercise new
hardware units for similarity search. First, we in-
troduce priority queue insert (PQUEUE_INSERT), load
(PQUEUE_LOAD), and reset (PQUEUE_RESET) instructions
which are used to manipulate the hardware priority
queue. The PQUEUE_INSERT instruction takes two regis-
ters and inserts them into the hardware priority queue
as an (id, value) tuple. The PQUEUE_LOAD instruc-
tion reads either the id or value of a tuple in the pri-
ority queue at a designated queue position, while the
PQUEUE_RESET clears the priority queue. We also in-
troduce a scalar and vector 32-bit fused xor-population
count instruction (SFXP and VFXP) which is similar to
a fused multiply add instruction. The FXP instruction
is useful for cheaply implementing Hamming distance
calculations and assumes that each 32-bit word is 32
dimensions of a binary vector. The FXP instruction is
also cheap to implement in hardware since the XOR
only adds one additional layer of logic to the population
count hardware. Finally, we introduce a data prefetch
instruction MEM_FETCH since the linear scans through
buckets of vectors exhibit predictable contiguous mem-
ory access patterns.
3.4 SSAM configuration
We assume that the host processor driver stack is
able to communicate with each SSAM to initialize and
bring up SSAM devices using a special address region
dedicated to operating SSAMs. Execution binaries are
written to instruction memories on each processing unit
and can be recompiled to support different distance
metrics, indexing techniques, and kNN parameters. In
addition, any indexing data structures are also writ-
ten to the scratchpad memory or larger DRAM prior
to executing any queries on SSAMs. Any large data
structures such as hash function weights in MPLSH or
centroids in k-means are stored in SSAM memory since
they are larger and experience limited reuse. If hierar-
chical indexing structures such as kd-trees or hierarchi-
cal k-means do not fit in the scratchpad, they are par-
titioned such that the top half of the hierarchy resides
in scratchpad, and the bottom halves are dynamically
loaded to the scratchpad from DRAM as needed dur-
ing execution. A small portion of the scratchpad is also
allocated for holding the query vector; this region is con-
tinuously rewritten as an SSAM services queries. If an
kNN query must touch multiple vaults, the host proces-
sor broadcasts the search across SSAM processing units
and performs the final set of global top-k reductions on
the host processor. Finally, if SSAM capabilities are not
needed, the host processor can disable the SSAM accel-
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Table 3: Processing unit instruction set. (S/V) are scalar and vector instructions. (S) instructions are scalar only.
Type Instruction
Arithmetic (S/V) ADD, SUB, MULT, POPCOUNT, ADDI, SUBI, MULTI
Bitwise/Shift (S/V) OR, AND, NOT, XOR, ANDI, ORI, XORI, SR, SL, SRA
Control (S) BNE, BGT, BLT, BE, J
Stack Unit (S) POP, PUSH
Register Move/Memory Instructions (S/V) SVMOVE, VSMOVE, MEM_FETCH, LOAD, LOAD, STORE
New SSAM Instructions (S)PQUEUE_INSERT, (S)PQUEUE_LOAD, (S)PQUEUE_RESET, (S/V)FXP
Table 4: Evaluated platforms
Platform Type Cores
Tech.
(nm)
Freq.
(MHz)
Area
(mm2)
Xeon
E5-2620
CPU 6 32 2000 435
Titan X GPU 3072 28 1075 601
Kintex-7 FPGA N/A 28 91 164
SSAM ASIC
80-
320
65 250
131-
329
erator logic so that it operates simply as a standard
memory.
4. EVALUATION METHODOLOGY
We now outline our evaluation methodology used to
compare and contrast SSAMs with competing CPUs,
GPUs, and FPGAs shown in Table 4. To provide fair
energy efficiency and performance measurements, we
normalize each platform to a 28 nm technology process.
SSAM ASIC: To evaluate SSAM, we implemented,
synthesized, and place-and-routed our design in Ver-
ilog with the Synopsys Design Compiler and IC Com-
piler using a TSMC 65 nm standard cell library; SRAM
memories were generated using the ARM Memory Com-
piler. We also built an assembler and simulator to gen-
erate program binaries, benchmark assembly programs,
and validate the correctness of our design. To measure
throughput, we use post-placement and route frequency
estimates and simulate the time it takes to process each
of the workloads in Table 1. Each benchmark is hand-
written using our instruction set defined in Table 3.
For power and energy efficiency estimates, we generate
traces from real datasets to measure realistic activity
factors. We then use the PrimeTime power analyzer to
estimate power and multiply by the simulated run time
to obtain energy efficiency estimates. Finally, we report
the area estimates provided in the post-placement and
route reports normalized to a 28 nm technology.
Xeon E5-2620 CPU: We evaluate a six core Xeon
E5-2620 as our CPU baseline. For each platform, we
benchmark wall-clock time using the implementations
of kNN provided by the FLANN library [19] for linear,
kd-tree, and k-means based search, and the FALCONN
library for hyperplane MPLSH [60]. For power and en-
ergy efficiency measurements, we use an external power
meter to measure dynamic compute power. Dynamic
compute power is computed by taking the difference
between the load and idle power when running each
benchmark. Energy efficiency is then calculated as the
product of the run time and dynamic power. Estimates
of the CPU die size is taken from [69].
Titan X GPU: For our GPU comparison, we use an
NVIDIA Titan X GPU using a well-optimized, off-the-
shelf implementation provided by Garcia et al. [70]. We
again record wall-clock time, and measure idle and load
power using a power meter to measure run time and
energy efficiency. We estimate the die size of the Titan
X from [71].
Kintex-7 FPGA: We measure the performance and
energy efficiency of our implementation on a Xilinx
Kintex-7 FPGA using Vivado 2014.5. We use post-
placement and route frequency estimates and simulated
run times to estimate the throughput of kNN on the
FPGA fabric. For power measurements, we use the Vi-
vado Power Analyzer tool and refer to [72] for device
area estimates.
5. EVALUATION RESULTS
We now present throughput, power, and energy effi-
ciency measurements of SSAMs relative to competing
heterogeneous computing platforms. For brevity, we
first evaluate Euclidean distance kNN then separately
evaluate different indexing techniques and distance met-
rics.
5.1 Accelerator power and area
Our post-placement and route power and area results
are shown in Figures 6a and 6b respectively for different
processing unit vector lengths and different submodules
in the design. Area and power measurements are nor-
malized to 28 nm technology using linear scaling fac-
tors. In terms of area, a large portion of the acceler-
ator design is devoted to the SRAMs composing the
scratchpad memory. However, relative to the CPU or
GPU, the SSAM acceleration logic is still significantly
smaller. Compared to the Xeon E5-2620, an SSAM is
6.23-15.62× smaller while compared to the Titan X an
SSAM is 9.84-24.66× smaller. For comparison, the die
size for HMC 1.0 in [29] in a 90 nm process is 729
mm2; normalized to a 28 nm process, the die size would
be ≈ 70.6 mm2 which is roughly the same or larger
than our SSAM accelerator design1. In terms of power,
a SSAM uses no more than a typical memory module
which makes it compatible with the power consumption
of die stacked memories. Prior work by Puttaswamy et
1Die size for HMC 2.1 are not publicly available.
7
al. [73] shows temperature increases from integrating
logic on die-stacked memory are not fatal to the design
even for a general purpose core. Since SSAM consumes
less power than general purpose cores, we do not expect
thermal issues to be fatal.
5.2 Throughput and energy efficiency
We now report area-normalized throughput and en-
ergy efficiency gains across each platform for exact lin-
ear search which is agnostic to dataset composition and
index traversal overheads. This quantifies the gains
attributed to different heterogeneous computing tech-
nologies. Figures 7a and 7b shows the area-normalized
throughput and energy efficiency of a SSAM against
competing heterogeneous solutions. The FPGA and
SSAM designs are suffixed by the design vector length;
for instance, SSAM-4 refers to a SSAM design with
processing units that have vector length 4. We ob-
serve SSAM achieve area-normalized throughput im-
provements of up to 426×, and energy efficiency gains of
up to 934× over multi-threaded Xeon E5-2620 CPU re-
sults. We also observe that GPUs and the FPGA imple-
mentation of the SSAM acceleration logic exhibit com-
parable throughput and energy efficiency. The FPGA in
some cases underperforms the GPU since it effectively
implements a soft vector core instead of a fixed-function
unit; we expect that a fixed-function FPGA core would
fare better.
In terms of the enhanced bandwidth, we attribute
roughly one order of magnitude run time improvement
to the higher internal bandwidth of HMC 2.0. Opti-
mistically, standard DRAM modules provide up to 25
GB/s of memory bandwidth whereas HMC 2.0 provides
320 GB/s. For similarity search, the difference in avail-
able bandwidth directly translates to raw performance.
The remaining gains in energy efficiency and perfor-
mance can be attributed mostly to accelerator special-
ization. To quantify the impact of the priority queue, we
simulate the performance of SSAM using a software pri-
ority queue instead of leveraging the hardware queue.
At a high level, the hardware queue improves perfor-
mance by up to 9.2% for wider vector processing units.
5.3 Approximate kNN search
We now evaluate the impact of approximate indexing
structures and specialization on throughput and energy
efficiency. Figure 8 compares the throughput versus
accuracy curves for a SSAM and Xeon E5-2620 CPU
for each dataset. In general, at a 50% accuracy tar-
get we observe up to two orders of magnitude through-
put improvement for kd-tree, k-means, and HP-MPLSH
over CPU baselines. The kd-tree and k-means index-
ing structures are still dominated by distance calcula-
tions and benefit greatly from augmented bandwidth
when sequentially scanning through buckets for neigh-
bors. HP-MPLSH on the other hand is composed of
a combination of many hash function calculations and
bucket traversals; we find that for the parameter sets
used in our characterization, the performance of HP-
MPLSH is dominated mostly by hashing rate. However,
Table 5: Relative throughput of alternate distance met-
rics
Distance Metric GloVe GIST AlexNet
Euclidean 1× 1× 1×
Hamming 4.38× 7.98× 9.38×
Cosine similarity 0.46× 0.47× 0.47×
Manhattan 0.94× 0.99× 0.99×
the parameters for HP-MPLSH can be adjusted to re-
duce the dependence on hash performance by reducing
the number of hash bits; this would increase the num-
ber of vectors hashed to the same bucket and shift the
performance bottleneck from hashing performance back
to linear bucket scans.
5.4 Alternative distance metrics
We now briefly quantify the performance of alter-
native distance metrics on SSAM for three additional
distance metrics: Hamming distance, Cosine similarity,
and Manhattan distance. Unsurprisingly, the impact
of binarizing data vectors and using Hamming distance
provides good throughput improvement (up to 9.38×)
since less data must be loaded to process a vector and
Hamming distances using the FXP instruction on SSAMs
are cheap. Manhattan distance and Euclidean distances
are the same cost since they require roughly the same
number of operations. Meanwhile, cosine similarity2
is about twice as expensive as Euclidean distance be-
cause of the additional numerator and divisor terms.
Fixed-point division for cosine similarity is performed
in software using shifts and subtracts, however the soft-
ware division is still much cheaper than the rest of the
distance calculation.
6. DISCUSSION
We now briefly evaluate the generality of SSAMs
for other workloads, and with respect to content ad-
dressable memories, then compare SSAMs to alterna-
tive near-data processing technologies.
6.1 Index construction and other applications
The SSAM is not limited to approximate kNN search
and can also perform other data intensive operations
such as index construction or data intensive applica-
tions. In kNN, the overhead of building indexing struc-
tures is amortized away by the number of queries ex-
ecuted; however, index construction is still three or-
ders of magnitude slower than single query execution.
SSAMs can be reprogrammed to also perform these data
intensive tasks; index construction also benefits from
near-data processing since techniques like k-means and
kd-tree construction require multiple scans over the en-
tire dataset. For instance, to build a hierarchical k-
means index we execute k-means by treating cluster
centroids as the dataset, and streaming the dataset in as
kNN queries to determine the closest centroid. While
a host processor must still handle the short serialized
phases of k-means, SSAMs are able to accelerate the
2Cosine similarity is defined as (
∑
i aibi)
2/(
∑
i a
2
i
∑
i b
2
i ).
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Figure 6: SSAM accelerator power and area by submodule (28 nm)
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and to the right is better).
data intensive scans in the k-means kernel by perform-
ing the computation near memory. Similarly for kd-
tree index construction SSAMs can be used to quickly
scan the dataset and compute the variance across all
dimensions; the host processor can then assign bifur-
cation points and generate the tree. In both cases, the
host processor must provide some control and high level
orchestration but the bulk of each index construction
kernel can be offloaded to exploit the benefits of high
memory bandwidth.
SSAMs can also be used to accelerate other data
intensive applications that benefit from vectorization
and enhanced memory bandwidth. Applications such
as support vector machines, k-means, neural networks,
and frequent itemset mining can all be implemented on
SSAM. In particular, the vectorized FXP instruction is
useful for evaluation classes of application which rely
on many Hamming distance calculations such as binary
neural networks [74], and binary hash functions.
6.2 SSAM as a high density generalized con-
tent addressable memory
Semantically SSAMs are a generalization of a content
addressable memory (CAM) and ternary content ad-
dressable memory (TCAM); more importantly SSAMs
are a semantically more powerful associative comput-
ing substrate. To use an SSAM as a CAM, we sim-
ply fix k = 1 and check if a neighbor has a distance
of zero to the query. To use an SSAM as a TCAM,
we use a modified Hamming distance which adjusts for
ternary matches. To do this, a ternary bit mask T is
supplied to an SSAM with the query vector Q. The
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ternary bit mask holds a 0 at positions in the query
vector where a ternary match should occur and 1 oth-
erwise. The query vector and input data vector D are
XOR’ed and AND’ed with the ternary bit mask; this
effectively masks off positions where the bits did not
match. We then check if the distance between D and Q
is zero to determine if there was a ternary match. The
resulting modified Hamming distance can be expressed
POPCOUNT((D⊕Q) & T).
Unlike CAMs and TCAMs, SSAMs more generally
support approximate and arbitrary width matches. Ap-
proximate matches are more powerful since they are
able to return similar content as opposed to only ex-
act content matches. SSAMs can also return multiple
matches while CAMs and TCAMs typically are design
to only return one memory location.
Architecturally, SSAMs realize a different design
point from traditional CAMs or TCAMs since the com-
pute units used to perform the matching are separate
from the underlying memory cell implementation. Bi-
nary CAMs and TCAMs are organized to simultane-
ously search all the data in parallel while SSAMs cre-
ate the illusion of an associative memory but rely on
high internal bandwidth to quickly scan data and pro-
cess a query. SSAMs also benefit from much higher
bit density, capacity and reduced operating power of
DRAMs while maintaining flexible associative comput-
ing capabilities. Table 6 provides a comparison of ef-
fective bit density between TCAM, DRAM, and SSAM
for a 16 GB capacity memory. In terms of area, SSAMs
effectively achieve the same bit density as DRAM be-
cause the additional acceleration logic is small relative
to DRAM macro sizes. In contrast, TCAMs are more
than 19× less dense than standard DRAMs and the
SSAM design presented in this paper. Finally, in terms
of power a 20 Mb TCAM macro consumes 10.6 W [75]
which is already significantly more than the SSAM ac-
celeration logic and most DRAM modules.
Table 6: TCAM, DRAM, SSAM density comparison
TCAM
28nm [75]
DRAM
65nm [76]
SSAM-4
+DRAM
Density (Mb/mm2) 0.61 2.17 N/A
Area @ 16GB
(mm2)
214872 60402 60609
Area @ 28nm+
16GB (mm2)
214872 11208 11247
Density @ 28nm+
16GB(Mb/mm2)
0.61 11.69 11.65
6.3 Alternative near-data processing sub-
strates
Near-data processing manifests in many different
shapes and forms; in this section, we briefly contrast
our approach against alternative near-data processing
architectures.
Micron Automata Processor (AP): The AP is a
near-data processing architecture specialized for high
Table 7: SSAM and AP throughput comparison for lin-
ear Hamming distance kNN
Dataset GloVe GIST AlexNet
SSAM-4 (queries/s) 2059 481 134
AP (queries/s) 288 2.64 0.553
speed non-deterministic finite automata (NFA) evalua-
tion [77]. Unlike SSAM, the AP cannot efficiently im-
plement arithmetic operations and is limited to distance
metrics like Hamming distance or Jaccard similarity. At
a high level, the automata design is composed of mul-
tiple parallel NFAs where each NFA encodes a distance
calculation with a single dataset vector3. A query vec-
tor is streamed into the AP and compared against all
NFAs in parallel and sorted. To support execution of
different NFAs, the AP can be reconfigured much like
reconfiguration on a FPGA. We briefly evaluate the AP
by designing, and compiling a design for each dataset,
and use the results to build an analytical model to esti-
mate performance for a current generation AP device.
Table 7 shows the AP’s performance and energy effi-
ciency compared to SSAM. At a high level, we find that
the large datasets presented in this paper do not fit on
one AP board configuration, and as a result the AP
is bottlenecked by the high reconfiguration overheads
compared to SSAM.
Compute in Resistive RAM (ReRAM): Compu-
tation in ReRAM is an emerging near-data processing
technique that can perform limited compute operations
by directly exploiting the resistive properties of ReRAM
memory cells [78]. This allows augmented computa-
tional capabilities beyond what are available to DRAM
based near-data processing techniques such as SSAM.
Most notably, Chi et al. [79] has shown how in-situ
ReRAM computation can be used to accelerate convo-
lutional neural networks without moving data out of the
ReRAM cells themselves. As the technology matures, it
would not be unprecendented to replace DRAM in favor
of ReRAM and its augmented computing capabilities.
In-Storage Processing: There has also been a re-
newed interest in instantiation computation near disk
or SSD. Recent work such as Intelligent SSD [80, 81]
and Biscuit [82] have all proposed adding computation
near mass storage devices and shown promising im-
provements for applications like databases. However,
compared to SSAM, in-storage processing architectures
target a different bandwidth to storage capacity design
point. Unlike SSAM, SSD-based near-data processing
handles terabytes of data at lower bandwidth speeds
which is less ideal for latency critical applications like
similarity search.
Die-Stacked HMC Architectures (This Paper)
Instantiating an accelerator adjacent to HMC is not a
new proposal [83–85]; prior work has shown that such
an architectural abstraction is useful for accelerating
graph processing [83] and neural networks [85]. This ar-
chitecture has several advantages over in-situ ReRAM
3Details of the automata design are beyond the scope of this
paper
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computation and the automata processor. First, by ab-
stracting the computation away from the memory sub-
strate, the types of computation supported is decou-
pled from the restrictions of underlying memory im-
plementations. Second, by separating the computation
from actual memory cells, this architectural abstrac-
tion achieves much higher compute and memory den-
sity; this is unlike substrates like the AP where compute
and memory are both instantiated in the same memory
process.
7. RELATED WORK
The concept of near-data processing has been stud-
ied in the literature for decades. More interestingly,
the concept of integrating similarity search accelerators
with memory also has an established history, indicating
ongoing interest.
CAMs: As far back as the 1980s and 1990s, near-
memory accelerators were proposed to improve the per-
formance of nearest neighbor search using CAMs [86].
Kohonen et al. [87] proposed using a combination of
CAMs and hashing techniques to perform nearest neigh-
bor search. Around the same time, Kanerva et al. [88]
propose sparse distributed memory (SDM) and a “Best
Match Machine” to implement nearest neighbor search.
The ideas behind SDM were later employed by Roberts
in PCAM [86] which is, to the best of our knowledge,
the first fabricated CAM-based accelerator capable of
performing nearest neighbor search on its own.
Algorithms that exploit TCAMs to perform content
addressable search such as ternary locality sensitive
hashing (TLSH) [89] and binary-reflected Gray code [90]
do exist. However, TCAMs suffer from lower memory
density, higher power consumption, and smaller capac-
ity than emerging memory technologies. While prior
work [91] shows promising increases in performance,
energy efficiency, and capacity, TCAM cells are less
dense than DRAM cells. For the massive scale datasets
in kNN workloads, the density disparity translates to
an order of magnitude in cost. Despite these limita-
tions, there is still active work in TCAMs for data-
intensive applications to accelerator associative compu-
tations [92].
Multiprocessor and Vector PIMs: In the late
1990s, Patterson et al. [93] proposed IRAM which intro-
duced processing units integrated with DRAM. In par-
ticular, Gebis et al. [94] and Kozyarakis et al. [95] pro-
posed VIRAM which used a vector processor architec-
ture with embedded DRAM similar to our work. Sim-
ilar to our work, the intention of VIRAM was to capi-
talize on the higher bandwidth and reduce energy con-
sumption by co-locating general MIPS cores and vec-
tor register and compute units near DRAM. Unlike VI-
RAM, SSAM does not implement a full cache hierarchy,
targets a different class of algorithms, and uses a 3D
die-stacked solutions.
Kogge et al. [96] propose the EXECUBE architec-
ture which integrates general purpose cores with DRAM
macros. Elliott et al. [97] propose C-RAM which add
SIMD processing units adjacent to the sense amplifiers
capable of bit serial operations. Active Pages [27] and
FlexRAM [24] envisioned a programmable processing
element near each DRAM macro block which could be
programmed for kNN acceleration. However, none of
these prior efforts directly addresses the kNN search
problems we discuss.
More recently, Active Memory Cube (AMC) [84] pro-
poses a similar vector processing unit and cache-less
system on top of HMC. While both SSAM and AMC
arrive at the same architecture conclusion - that vector
PIM on die-stacked DRAM is useful - our work pro-
vides a more application-centric approach which allows
us to codesign architectural features such as the priority
queue.
Application-Driven PIM: Application-justified PIM
design is not a new idea. Deering et al. [98] propose
FBRAM, a “new form” of memory optimized to im-
prove random access writes to accelerate z-buffering
for 3D graphics algorithms. Lipman and Yang [99]
propose a DRAM based architecture called smart ac-
cess memory (SAM) for nearest-neighbor search target-
ing DB applications. Their design tightly integrates
a k-nearest neighbor accelerator engine and microar-
chitecturally shares common elements with our design.
Agrawal et al. [100] exploit accelerators to reduce the
total cost of ownership of high-dimensional similarity
search. Yu et al. [101] optimize all-pairs nearest neigh-
bors by fusing neighbor selection with distance compu-
tations. Finally, Tandon et al [102] propose an all pairs
similarity accelerator for NLP; however, their work inte-
grates their accelerator with the last level cache instead
of memory.
The emergence and maturity of die-stacked memory
and alternative memory substrates has also enabled a
wide variety of PIM accelerator proposals [83–85, 103–
108]. Chi et al. [103], Kim et al. [109], and Gao et
al. [110] all propose PIM solutions for accelerating neu-
ral networks. Ahn et al. [83] propose PIM on top
of HMC for graph processing, and Hsieh et al. [104]
and Zhang et al. [111] propose PIM-based GPU archi-
tectures. Imani et al. [112] propose MPIM for linear
kNN search; however, their architecture uses a resistive
RAM-based approach and is limited to bitwise opera-
tions. Furthermore, MPIM does not consider modern
approximate kNN indexing algorithms nor does it eval-
uate the quality versus accuracy tradeoffs that these
algorithms make.
8. CONCLUSIONS
We presented SSAM, an application-driven near-data
processing architecture for similarity search. We showed
that by moving computation closer to memory, SSAM
is able to address the data movement challenges of sim-
ilarity search and exploit application codesign oppor-
tunities to accelerate similarity search. While we used
HMC as our memory backend, the high-level acceler-
ator design and insights still generalize to alternative
memory technology and in-memory processing architec-
tures. The PIM proposal presented in this paper are
also relevant to other data intensive workloads where
11
data movement is becoming an increasingly fundamen-
tal challenge in improving system efficiency.
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